




Reliability and Ruggedness of Commercial SiC Power MOSFETs

Limeng Shi
Monikuntala Bhattacharya


Advisor : Prof. Anant K. Agarwal

The Ohio State University
Department of Electrical and Computer Engineering
Center for High Performance Power Electronics

Advantages of 4H-SiC Material



Advantages of 4H-SiC Power MOSFETs



[Demystifying SiC MOSFETs challenges - Power Electronics News](#)

Motivation



➤ 2%-3% failure of SiC MOSFETs in EV inverters in the field.

- 1. Gate Oxide Early Failure
- 2. Weak Short Circuit Ruggedness

Reliability Issues

- Develop effective screening approach to reduce the probability of extrinsic failures.
- Develop effective screening approach to identify SiC MOSFETs with shorter SCWT.




1. Analysis and Optimization of Screening Techniques

2. A Non-destructive Short Circuit Withstand Time Screening Methodology

Major Challenge of SiC MOSFETs in EVs




- **Gate oxide failure: Higher risk for early GOX breakdown**
- **EV requirement: Gate oxide lifetime \gg 20 years at 150°C**



Origin of Early Failures — Oxide Thinning Model



Substrate defects
particles
process variations



$$E_{ox} = \frac{V_{ox}}{t_{ox}} = \frac{V_{ox}}{t_{ox} - \Delta t_{ox}} = \frac{V_{ox}}{t_{eff}}$$

[1] Aichinger et al. 2020. IRPS

Extrinsic defect → Effective oxide thickness ↓ → Locally electric field ↑ → Early breakdown

➤ The individual devices with large extrinsic defect density have a high failure probability.

Purpose




Conventional
Screening
Technology



Package-Level
Burn-in



Long Stress Time



➤ Function of burn-in

- ❖ Devices with extrinsic fail + Devices without critical extrinsic pass

➤ Disadvantage of burn-in

- ❖ Time-consuming
- ❖ Large V_{th} shift


➤ Objective

- ❖ Not degrade device performance (Threshold voltage, On-resistance, Interface defect, and Oxide intrinsic lifetime)
- ❖ Improve efficiency (Increase voltage during Burn-in)



- Introduction
- Impact of Burn-in Techniques on SiC MOSFETs
 - Effects of Burn-in on the Performance of SiC MOSFETs
 - Effects of Burn-in on the Interface States of SiC MOSFETs
- Optimized Burn-in Techniques
 - Burn-in Technique based on the Critical Stress Time
 - Pulse-mode Burn-in Technique

Test Procedure



$$\Delta V_{th} = V_{th-post} - V_{th-pre}$$

$$\Delta R_{on} = R_{on-post} - R_{on-pre}$$




$$\Delta \text{Hysteresis} = \text{Hysteresis}_{post} - \text{Hysteresis}_{pre}$$

Degradation Rate (DR) = Δ / initial value

Large Threshold Voltage Shift





Burn-in stress time is 10 hours



The large V_{th} shift


- A large number of electrons being injected and subsequently trapped by pre-existing defects at or near the interface.
- An increase in the D_{it} during the burn-in process

On-resistance Increase




- ❖ Electron trapping results in positive V_{th} shift and a reduction in carrier mobility, thereby increasing the on-resistance.

Hysteresis Increase



Defect generation
exacerbate the V_{th} shift





New defects generate




- Introduction
- Impact of Burn-in Techniques on SiC MOSFETs
 - Effects of Burn-in on the Performance of SiC MOSFETs
 - Effects of Burn-in on the Interface States of SiC MOSFETs
- Optimized Burn-in Techniques
 - Burn-in Technique based on the Critical Stress Time
 - Pulse-mode Burn-in Technique

Test Procedure for Transfer Curves




Transfer curve in the subthreshold region \rightarrow Interface state density (D_{it})

Interface Defects Generation Under High- E_{ox} Stress



❖ No degradation on interface state.




❖ Interface Defects Generation.



- Introduction
- Impact of Burn-in Techniques on SiC MOSFETs
 - Effects of Burn-in on the Performance of SiC MOSFETs
 - Effects of Burn-in on the Interface States of SiC MOSFETs
- Optimized Burn-in Techniques
 - Burn-in Technique based on the Critical Stress Time
 - Pulse-mode Burn-in Technique

Identify Critical Stress Time




Number of traps

$$N_{it} = \int_{E_{CS}-E_{T0}}^{E_{CS}-E_{T1}} D_{it} dE_T$$



| E_{ox} at 150°C | Critical time |
|-------------------|---------------|
| 7.5 MV/cm | < 1000 s |
| 8 MV/cm | < 100 s |
| 9 MV/cm | < 5 s |

❖ The Recommended Burn-in Conditions can avoid the increase of D_{it} during the burn-in process.

Effectiveness of Burn-in based on the Critical Stress Time



No Degradation in Oxide Intrinsic Lifetime




❖ Recommended burn-in technique does not have an obvious negative impact on the gate oxide intrinsic lifetime of the SiC MOSFETs.





- Introduction
- Impact of Burn-in Techniques on SiC MOSFETs
 - Effects of Burn-in on the Performance of SiC MOSFETs
 - Effects of Burn-in on the Interface States of SiC MOSFETs
- Optimized Burn-in Techniques
 - Burn-in Technique based on the Critical Stress Time
 - Pulse-mode Burn-in Technique

Pulse-mode Burn-in Setup



Applying a Negative Voltage Facilitates Recovery of V_{th}



- The holes accumulated in the valence band are captured by oxide traps.
- The captured electrons under positive voltage tunnel back into the conduction band.

Positive Stress Time = Stress Time × Duty Ratio

Effect of Burn-in



| E_{ox} (MV/cm) | Burn-in mode | Time (s) | ΔV_{th} (%) | ΔR_{on} (%) | ΔHy (%) | $t_{63\%}$ (h) |
|---------------------|-----------------|-------------|------------------------|------------------------|--------------------|-------------------|
| 7.5 | DC | 1000 | 5.8 | 0.6 | 4.5 | 58.3 |
| | | 2000 | 8.2 | 1.3 | 9.2 | 53.6 |
| | Pulse | 4000 | 0.5 | 1.3 | 3.8 | 52.7 |
| 8.0 | DC | 100 | 4.9 | 0.5 | 6.6 | 49.4 |
| | | 500 | 10.3 | 2 | 21.7 | 47.3 |
| | Pulse | 1000 | 0.6 | 0.05 | 0.7 | 45.0 |
| 9.0 | DC | 5 | 5.6 | 0.7 | 5.2 | 54.3 |
| | | 20 | 15.4 | 2.8 | 47.8 | 45.3 |
| | Pulse | 40 | 0.7 | 0.08 | 7.2 | 67.5 |

- ❖ The pulse-mode burn-in technique allows the device to be subjected to positive gate stress for a longer period of time while maintaining the non-degradation of the characteristics.

Conclusions and Outlook



- **Aggressive Burn-in Effects on Gate Oxide:** Aggressive burn-in treatments lead to electron accumulation in the gate oxide under positive gate stress and increase interface state defects at the SiC/SiO₂ interface.
- **Critical Stress Time:** For different screening electric fields, setting appropriate critical stress times and stopping stress before excessive charge injection into SiO₂ can prevent increased interface state defects.
- **Pulse-Model Burn-in:** Using pulse-model burn-in minimizes electron trapping due to positive gate stress, reducing positive threshold voltage shift. This allows SiC MOSFETs to undergo extended screening without significant performance degradation.
- **Future Work:** Select a large batch of samples to validate the screening efficiency.



1. Analysis and Optimization of Screening Techniques

2. A Non-destructive Short Circuit Withstand Time Screening Methodology



□ Background and Motivation

- Short Circuit Failure Basic
- SiC MOSFET vs Si IGBT Short Circuit Withstand Time
- SCWT Variation in Commercial SiC 1.2kV Planar Devices

□ Experiment Procedure and Samples

- Short Circuit Test Setup
- Device Details

□ Novel Short Circuit Screening Methodology

□ Summary



Background and Motivation

- Short Circuit Failure Basic
- SiC MOSFET vs Si IGBT Short Circuit Withstand Time
- SCWT Variation in Commercial SiC 1.2kV Planar Devices

Experiment Procedure and Samples

- Short Circuit Test Setup
- Device Details


Novel Short Circuit Screening Methodology

Summary


Short Circuit Failure Basic



Type 1: Hard Switching Fault (HSF)





Type 2: Fault Under Load (FUL)



[1] Wang, Z., Tong, C. & Huang, W. Short-circuit protection method for medium-voltage SiC MOSFET based on gate-source voltage detection. J. Power Electron. 20, 1066–1075 (2020).


SiC MOSFET vs Si IGBT Short Circuit Withstand Time



$$R_{CH} \approx \frac{L_{ch}}{W} \frac{t_{ox}}{\mu_n \epsilon_{SiO_2} (V_{GS} - V_{th})}$$

[2] Wang, Jun, and Xi Jiang. "Review and analysis of SiC MOSFETs' ruggedness and reliability." *IET Power Electronics* 13, no. 3 (2020): 445-455.

SCWT Variation in Commercial SiC 1.2kV Planar Devices



- Channel misalignment causes the variation in SCWT [3].

[3] S. Nayak *et al.*, "Non-isothermal simulation of SiC DMOSFET short circuit capability," *Japanese Journal of Applied Physics*, vol. 61, no. 6, 2022.



□ Background and Motivation

- Short Circuit Failure Basic
- SiC MOSFET vs Si IGBT Short Circuit Withstand Time
- SCWT Variation in Commercial SiC 1.2kV Planar Devices


□ Experiment Procedure and Samples

- Short Circuit Test Setup
- Device Details

□ Novel Short Circuit Screening Methodology


□ Summary

Short Circuit Test Setup



- $V_{GS-on} = 20V$
- $V_{GS-off} = 0V$
- $V_{DS} = 800V$
- $t_{pulse-start} = 0.5\mu s$ followed by $\Delta t_{pulse} = 0.1\mu s$ until failure.

Signal
Transmission
Board



DSP
Board

Gate Driver

Device Details



| Vendor | Vendor D | Vendor F |
|--|-----------------|-----------------|
| Device Type | Planar | Planar |
| Rated Voltage (kV) | 1.2 | 1.2 |
| Rated Current (A) | 20 | 7.6 |
| Drain-Source On Resistance (mΩ) | 189 | 350 |
| Number of Devices | 30 | 23 |



□ Background and Motivation

- Short Circuit Failure Basic
- SiC MOSFET vs Si IGBT Short Circuit Withstand Time
- SCWT Variation in Commercial SiC 1.2kV Planar Devices



□ Experiment Procedure and Samples

- Short Circuit Test Setup
- Device Details

□ **Novel Short Circuit Screening Methodology**


□ Summary

Screening Using Traditional Static Parameters




No direct correlation can be established.

Novel Short Circuit Screening Methodology



Step 1: Pretest



Variation of Threshold Voltage and On-Resistance



Threshold Voltage:


Linear Extrapolation

Method


$V_{DS} = 100\text{mV}$

On Resistance:



$V_{GS} = 20\text{V}; V_{DS} = 1.5\text{V}$



Step 2: Determine the t_{init}




t_{init} Determination




- With the increase in t_{pulse} tail current increases.
- Tail current results in thermal runaway.
- t_{init} should show the tail current effect.
- $t_{init} < t_{scmin}$
- $t_{init} = t_{scmin} - 0.2\mu s$

Step 3: Extraction of Screening Parameter





Understanding the Drain Current Behaviour




- Reduction in Drain current after I_{peak} indicates the reduction in mobility due to high temperature.
- **slope** = $\frac{I_{peak} - I_{min}}{\Delta t}$ can be correlated with this mobility reduction effect.

P_{sc} Distribution for Vendor D and Vendor F



- Parameter (P_{sc}) = $\frac{I_{peak}}{slope}$ where slope = $\frac{I_{peak} - I_{min}}{\Delta t}$.
- For $t_{sc} \geq 1.9\mu s$ P_{sc} for Vendor D $\leq 1.8s$ and Vendor F $\geq 2.4s$.



Step 4: Influence of Screening on Device Parameters





V_{th} , R_{on} , I_{gss} , and I_{DSS} Variation due to Screening



| Vendor | V_{th} (V) | | R_{on} (m Ω) ($V_{GS} = 20V$ & $V_{DS} = 1.5V$) | | I_{gss} (nA) at $V_{GS} = 30V$ | |
|----------|--------------|----------------|---|----------------|----------------------------------|----------------|
| | Pretest | Post-screening | Pretest | Post-screening | Pretest | Post-screening |
| D | 7.2 | 7.2 | 116.25 | 116.25 | 0.081 | 0.051 |
| F | 6.11 | 6.12 | 318.2 | 321.1 | 27.5 | 27.1 |



Room Temperature D_{it} Study



- D_{it} extracted using the subthreshold slope method at room temperature (RT=300K) [5].

No degradation of devices due to screening.

[5] S. Yu, M. H. White and A. K. Agarwal, "Experimental Determination of Interface Trap Density and Fixed Positive Oxide Charge in Commercial 4H-SiC Power MOSFETs," in *IEEE Access*, vol. 9, pp. 149118-149124, 2021.



□ Background and Motivation

- Short Circuit Failure Basic
- SiC MOSFET vs Si IGBT Short Circuit Withstand Time
- SCWT Variation in Commercial SiC 1.2kV Planar Devices

□ Experiment Procedure and Samples

- Short Circuit Test Setup
- Device Details

□ Novel Short Circuit Screening Methodology

□ Summary

Summary



- Commercial SiC MOSFETs show SCWT variation across the batch with the same lot number due to slight channel misalignment.
- To reliably remove devices with lower SCWT, a novel screening parameter $P_{sc}(s)$ has been introduced that captures the temperature-dependent mobility.
- To successfully remove devices with $t_{sc} \leq 1.9\mu s$ calibrated P_{sc} for Vendor D $\leq 1.8s$ and Vendor F $\geq 2.4s$.
- The proposed screening method can remove devices with lower SCWT without damaging the reliable ones.

Reduces the risk of failure in the field.

Thank You for Your Attention!

Any Questions?